| Wh    | at  | is | claime   | d is: |
|-------|-----|----|----------|-------|
| 44 17 | ıaı | 13 | Clatille |       |

1

An electrical semiconductor device comprising:

a substrate of relatively high resistivity material of one conductivity type having opposing first and second surfaces, the first surface being etched;

8

a layer of relatively low resistivity material of the one conductivity type and having one surface substantially contiguous to the first surface of the substrate; and an epitaxial region of relatively low resistivity material of a conductivity type opposite to

9

the one conductivity type and having one surface substantially contiguous to the second surface of the substrate.

10

11 12=

The device of claim 1 wherein the layer is diffused into the first surface of the substrate. 2.

3.

4.

The device of claim 1 wherein the layer is epitaxially grown onto the first surface of the substrate.

The device of claim 1 wherein the epitaxial region includes a stress-relieving dopant.

18

The device of claim 4 wherein the stress-relieving dopant is germanium. 5.

20

21

19

An electrical semiconductor device comprising: 6.

22 23 an epitaxial layer of relatively high resistivity material of one conductivity type and having opposing first and second surfaces;

24

a substrate of relatively low resistivity material of a conductivity type opposite to the one conductivity type and having a surface substantially contiguous to the first surface of the epitaxial layer; and

25 26

27

a dopant region of relatively low resistivity material of the one conductivity type having a surface substantially contiguous to the second surface of the epitaxial layer.

28 29

30

31

The device of claim & wherein the second surface is etched, and the dopant region is 7. diffused into the second surface of the epitaxial layer.

| 1   |     | /  |
|---|-----|--|
| 2   | 8.  | The device of claim 6 wherein the second surface is etched, and the dopant region is   |
| 3   |     | epitaxially grown onto the second surface of the epitaxial layer.  |
| 4   |     | <b>1</b>   |
| 5   | 9.  | The device of claim 6 wherein a silicon oxide mask is applied to the first surface of the  |
| 6   |     | substrate and the layer is diffused through the silicon oxide mask and into the second   |
| 7   |     | surface of the substrate.  |
| 8   |     |  |
| 9   | 10. | The device of claim 6 wherein the epitaxial region includes a stress-relieving dopant.   |
| 10  |     |  |
| 11  | 11. | The device of claim 10 wherein the stress-relieving dopant is germanium.   |
| 12=   |     | 1  |
| 13  | 12. | An electrical semiconductor device comprising:   |
| 144   |     | an epitaxial layer of relatively high resistivity material of one conductivity type and  |
| 15  |     | having opposing first and second surfaces, the epitaxial layer further having a  |
| 16  |     | dopant material permeated throughout the layer;  |
| 17  |     | a substrate of relatively low resistivity material of a conductivity type opposite to the one  |
| 12-13-14-14-15-16-17-18-19-19-19-19-19-19-19-19-19-19-19-19-19- |     | conductivity type and having a surface substantially contiguous to the first surface   |
| 19  |     | of the epitaxial layer; and  |
| 20  |     | a region of relatively low resistivity material of the one conductivity type having a  |
| 21  |     | surface substantially contiguous to the second surface of the epitaxial layer.   |
| 22  |     | the state of the s |
| 23  | 13. | The device of claim 12 wherein the dopant is a stress-relieving dopant.  |
| 24  |     |  |
| 25  | 14. | The device of claim 13 wherein the stress-relieving dopant is germanium.   |
| 26  |     |  |
| 27  | 15. | The device of claim 12 wherein a silicon oxide mask is applied to the second surface of  |
| 28  |     | the epitaxial layer and the region is diffused through the silicon oxide mask and into the   |
| 29  |     | second surface of the epitaxial layer.   |
| 30  |     |  |
| 31  | 16. | A method for fabricating an electrical semiconductor device comprising:  |

9

KC-752801-1

| 1                                 |     | selecting a substrate of relatively low conductive material of one conductivity type, the        |
|-----------------------------------|-----|--|
| 2                                 |     | substrate having opposing first and second surfaces;   |
| 3                                 |     | etching the first surface of the substrate;  |
| 4                                 |     | diffusing a region of high conductivity material of the one conductivity type into the first     |
| 5                                 |     | surface of the substrate; and  |
| 6                                 |     | growing an epitaxial layer of high conductivity material onto the second surface of the          |
| 7                                 |     | substrate, the epitaxial layer having a conductivity type opposite to the one                    |
| 8                                 |     | conductivity type.   |
| 9                                 |     |  |
| 10                                | 17. | A method for fabricating an electrical semiconductor device comprising:                          |
| 11                                |     | preparing a substrate of relatively low conductivity material of one conductivity type, the      |
| 12=                               |     | substrate having opposing first and second surfaces;   |
|                                   |     | etching the first surface of the substrate;  |
| 13 <u>-</u><br>14 <u>-</u><br>15, |     | growing a first epitaxial layer $\phi$ f high conductivity material of the one conductivity type |
| 1 <b>5</b> 7                      |     | onto the first surface of the substrate; and   |
| 16                                |     | growing a second epitaxial layer of high conductivity material onto the second surface of        |
|                                   |     | the substrate, the second epitaxial layer having a conductivity type opposite to the             |
| 17<br>18<br>19                    |     | one conductivity type.   |
| 19                                |     |  |
| 20                                | 18. | A method for fabricating an electrical semiconductor device comprising:                          |
| 21                                |     | selecting a substrate of relatively high conductivity material of one conductivity type, the     |
| 22                                |     | substrate having a first surface;  |
| 23                                |     | growing an epitaxial layer onto the first surface of the substrate, the epitaxial layer having   |
| 24                                |     | opposing first and second surfaces, with the first epitaxial surface being                       |
| 25                                |     | substantially contiguous to the first surface of the substrate, and being of a low               |
| 26                                |     | conductivity material of a conductivity type opposite to the one conductivity type;              |
| 27                                |     | introducing a dopant material to the epitaxial layer;  |
| 28                                |     | applying a silicon oxide layer to the second epitaxial surface;                                  |
| 29                                |     | creating a silicon oxide mask by etching portions of the silicon oxide layer to expose           |
| 30                                |     | portions of the second epitaxial surface; and  |
|                                   |     |  |

кс-752801-1

|                              |     | <i>'</i> '   |
|------------------------------|-----|--|
| 1                            |     | diffusing a high conductivity layer through the mask and into the second epitaxial layer,    |
| 2                            |     | the diffused layer being of a conductivity type opposite to the one conductivity             |
| 3                            |     | type   |
| 4                            |     |  |
| 5                            | 19. | The device of claim 18 wherein the dopant material is a stress-relieving dopant material.    |
| 6                            |     |  |
| 7                            | 20. | The device of claim 18 wherein the stress-relieving dopant material is germanium.            |
| 8                            | )   | <b>3</b>   |
| (3/                          | 21. | An electrical semiconductor device comprising:   |
| 10                           |     | a first layer of relatively high resistivity material of one conductivity type having        |
| 11                           |     | opposing first and second surfaces;  |
| 12                           |     | a second layer of relatively low resistivity material of a conductivity type opposite to the |
| 13                           |     | one conductivity type and having one surface substantially contiguous to the first           |
| 14                           |     | surface of the substrate;  |
| 130<br>141<br>15<br>16<br>17 |     | a region of relatively low resistivity material of the one conductivity type and having one  |
| 1 <b>6</b>                   |     | surface substantially contiguous to the second surface of the substrate; and                 |
| 1.7                          |     | a substantially centrally located well formed in the first layer such that the distance      |
| 18                           |     | between the region and the second layer is reduced at the location of the well.              |
|                              |     |  |
| / <u>[</u> ]                 | \   |  |

KC-752801-1

11